

10-02-00

A

JC930 U.S. PTO
09/28/00

Please type a plus sign (+) inside this box [+]

PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 42390.P9239Total Pages 3First Named Inventor or Application Identifier Rajendran NairExpress Mail Label No. EL 234 217 506 USJC930 U.S. PTO
09/28/00JC930 U.S. PTO
09/28/00ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, D. C. 20231**APPLICATION ELEMENTS**

See MPEP chapter 600 concerning utility patent application contents.

1. X Fee Transmittal Form
(Submit an original, and a duplicate for fee processing)
2. X Specification (Total Pages 18)
(preferred arrangement set forth below)
 - Descriptive Title of the Invention
 - Cross References to Related Applications
 - Statement Regarding Fed sponsored R & D
 - Reference to Microfiche Appendix
 - Background of the Invention
 - Brief Summary of the Invention
 - Brief Description of the Drawings (if filed)
 - Detailed Description
 - Claims
 - Abstract of the Disclosure
3. X Drawings(s) (35 USC 113) (Total Sheets 7)
4. X Oath or Declaration (Total Pages 5)
 - a. X Newly Executed (Original or Copy)
 - b. Copy from a Prior Application (37 CFR 1.63(d))
(for Continuation/Divisional with Box 17 completed) (**Note Box 5 below**)
 - i. **DELETIONS OF INVENTOR(S)** Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
5. Incorporation By Reference (useable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. Microfiche Computer Program (Appendix)

7. _____ Nucleotide and/or Amino Acid Sequence Submission
(if applicable, all necessary)
a. _____ Computer Readable Copy
b. _____ Paper Copy (identical to computer copy)
c. _____ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. X Assignment Papers (cover sheet & documents(s))
9. _____ a. 37 CFR 3.73(b) Statement (where there is an assignee)
 X b. Power of Attorney (Executed)
10. _____ English Translation Document (if applicable)
11. _____ a. Information Disclosure Statement (IDS)/PTO-1449
_____ b. Copies of IDS Citations
12. _____ Preliminary Amendment
13. X Return Receipt Postcard (MPEP 503) (Should be specifically itemized)
14. _____ a. Small Entity Statement(s)
_____ b. Statement filed in prior application, Status still proper and desired
15. _____ Certified Copy of Priority Document(s) (if foreign priority is claimed)
16. X Other: Attorney signature page including Copy of postcard and Certificate of Express
Mailing pursuant to CFR §1.10.

17. **If a CONTINUING APPLICATION**, check appropriate box and supply the requisite information:
_____ Continuation _____ Divisional _____ Continuation-in-part (CIP)
of prior application No: _____

18. Correspondence Address

_____ Customer Number or Bar Code Label _____
(Insert Customer No. or Attach Bar Code Label here)
or

 X Correspondence Address Below

NAME Dennis A. Nicholls, Reg. No. 42,036
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

ADDRESS 12400 Wilshire Boulevard
Seventh Floor

CITY Los Angeles STATE California ZIP CODE 90025-1026

Country U.S.A. TELEPHONE (408) 720-8598 FAX (408) 720-9397

FEE TRANSMITTAL FOR FY 2000**TOTAL AMOUNT OF PAYMENT (\$)** \$ 730.00**Complete if Known:**

Application No. Not Yet Assigned
 Filing Date September 28, 2000 (concurrently herewith)
 First Named Inventor Rajendran Nair
 Group Art Unit Not Yet Assigned
 Examiner Name Not Yet Assigned
 Attorney Docket No. 42390.P9239

METHOD OF PAYMENT (check one)

1. ☒ The Commissioner is hereby authorized to charge indicated fees and credit any over payments to:

Deposit Account Number 02-2666
 Deposit Account Name _____

☐ Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17

2. ☒ Payment Enclosed:
☒ Check
 _____ Money Order
 _____ Other

FEE CALCULATION**1. BASIC FILING FEE**

| Large Entity | | Small Entity | | Fee Description | Fee Paid |
|--------------|----------|--------------|----------|------------------------------------|------------------|
| Code | Fee (\$) | Code | Fee (\$) | | |
| 101 | 690 | 201 | 345 | Utility application filing fee | <u>690.00</u> |
| 106 | 310 | 206 | 155 | Design application filing fee | _____ |
| 107 | 480 | 207 | 240 | Plant filing fee | _____ |
| 108 | 690 | 208 | 345 | Reissue filing fee | _____ |
| 114 | 150 | 214 | 75 | Provisional application filing fee | _____ |
| SUBTOTAL (1) | | | | | <u>\$ 690.00</u> |

2. EXTRA CLAIM FEES

| | | | Extra Claims | Fee from below | Fee Paid |
|--------------------|-----------|----------|--------------|----------------|----------|
| Total Claims | <u>19</u> | - 20** = | <u>0</u> | X <u>18.00</u> | = _____ |
| Independent Claims | <u>3</u> | - 3** = | <u>0</u> | X <u>78.00</u> | = _____ |
| Multiple Dependent | | | | | = _____ |

**Or number previously paid, if greater; For Reissues, see below.

| Large Entity | | Small Entity | | Fee Description |
|--------------|----------|--------------|----------|---|
| Code | Fee (\$) | Code | Fee (\$) | |
| 103 | 18 | 203 | 9 | Claims in excess of 20 |
| 102 | 78 | 202 | 39 | Independent claims in excess of 3 |
| 104 | 260 | 204 | 130 | Multiple dependent claim, if not paid |
| 109 | 78 | 209 | 39 | **Reissue independent claims over original patent |
| 110 | 18 | 210 | 9 | **Reissue claims in excess of 20 and over original patent |

SUBTOTAL (2) \$ 0.00

01/10/2000

- 1 -

PTO/SB/17 (6/99)

Patent fees are subject to annual revisions. Small Entity payments must be supported by a small entity statement, otherwise large entity fees must be paid.

See Forms PTO/SB/09-12

FEE CALCULATION (continued)**3. ADDITIONAL FEES**

| <u>Large Entity</u> | | <u>Small Entity</u> | | <u>Fee Description</u> | <u>Fee Paid</u> |
|---------------------------|-----------------|---------------------|-----------------|--|-----------------|
| <u>Fee Code</u> | <u>Fee (\$)</u> | <u>Fee Code</u> | <u>Fee (\$)</u> | | |
| 105 | 130 | 205 | 65 | Surcharge - late filing fee or oath | |
| 127 | 50 | 227 | 25 | Surcharge - late provisional filing fee or cover sheet | |
| 139 | 130 | 139 | 130 | Non-English specification | |
| 147 | 2,520 | 147 | 2,520 | For filing a request for reexamination | |
| 112 | 920* | 112 | 920* | Requesting publication of SIR prior to Examiner action | |
| 113 | 1,840* | 113 | 1,840* | Requesting publication of SIR after Examiner action | |
| 115 | 110 | 215 | 55 | Extension for response within first month | |
| 116 | 380 | 216 | 190 | Extension for response within second month | |
| 117 | 870 | 217 | 435 | Extension for response within third month | |
| 118 | 1,360 | 218 | 680 | Extension for response within fourth month | |
| 128 | 1,850 | 228 | 925 | Extension for response within fifth month | |
| 119 | 300 | 219 | 150 | Notice of Appeal | |
| 120 | 300 | 220 | 150 | Filing a brief in support of an appeal | |
| 121 | 260 | 221 | 130 | Request for oral hearing | |
| 138 | 1,510 | 138 | 1,510 | Petition to institute a public use proceeding | |
| 140 | 110 | 240 | 55 | Petition to revive unavoidably abandoned application | |
| 141 | 1,210 | 241 | 605 | Petition to revive unintentionally abandoned application | |
| 142 | 1,210 | 242 | 605 | Utility issue fee (or reissue) | |
| 143 | 430 | 243 | 215 | Design issue fee | |
| 144 | 580 | 244 | 290 | Plant issue fee | |
| 122 | 130 | 122 | 130 | Petitions to the Commissioner | |
| 123 | 50 | 123 | 50 | Petitions related to provisional applications | |
| 126 | 240 | 126 | 240 | Submission of Information Disclosure Stmt | |
| 581 | 40 | 581 | 40 | Recording each patent assignment per property (times number of properties) | 40.00 |
| 146 | 690 | 246 | 345 | For filing a submission after final rejection (see 37 CFR 1.129(a)) | |
| 149 | 690 | 249 | 345 | For each additional invention to be examined (see 37 CFR 1.129(a)) | |
| Other fee (specify) _____ | | | | | |
| Other fee (specify) _____ | | | | | |

SUBTOTAL (3) \$ 40.00

*Reduced by Basic Filing Fee Paid

SUBMITTED BY:Typed or Printed Name: Dennis A. NichollsSignature *Dennis A. Nicholls* Date 28 Sept., 2000Reg. Number 42,036 Deposit Account User ID _____
(complete if applicable)

Patent

UNITED STATES PATENT APPLICATION

FOR

METHOD AND APPARATUS FOR WEAK INVERSION
MODE MOS DECOUPLING CAPACITOR

INVENTORS:

RAJENDRAN NAIR
SIVA G. NARENDRA
TANAY KARNIK
VIVEK K. DE

PREPARED BY:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
12400 WILSHIRE BOULEVARD
SEVENTH FLOOR
LOS ANGELES, CA 90025-1026

(408) 720-8300

ATTORNEY'S DOCKET NO. 42390.P9239

Express Mail Certificate

"Express Mail" mailing label number: EL 234 217 506 US

Date of Deposit: September 28, 2000

I hereby certify that I am causing this paper or fee to be deposited with the United States Postal Service "Express Mail Post Office to Addressee" service on the date indicated above and that this paper or fee has been addressed to the Assistant Commissioner for Patents, Washington, D. C. 20231

Tina Domingo

(Typed or printed name of person mailing paper or fee)

(Signature of person mailing paper or fee)

(Date signed)

METHOD AND APPARATUS FOR WEAK INVERSION

MODE MOS DECOUPLING CAPACITOR

FIELD OF THE INVENTION

5 The present invention relates to a decoupling capacitor for an integrated circuit, and, more specifically, to a weak inversion capacitor for an integrated circuit.

BACKGROUND

10 Rapidly changing supply currents in digital circuits may induce noise onto the power supply lines and cause other problems. One technique to avoid this induced noise is to place capacitors, connected between the power supply traces and ground, physically near to those elements within the digital circuits that may require rapidly changing
15 supply currents. Capacitors used in this manner are called decoupling capacitors or bypass capacitors. These are used in circuit designs as a means of supplying a low-impedance source of current when rapidly changing supply current is demanded by other elements of the circuit. Another viewpoint of decoupling capacitors is that they filter noise on
20 the power supply lines.

 Designers have various options when using decoupling capacitors on printed wiring boards. A mixture of high-capacitance electrolytic capacitors to suppress low-frequency changes and small-capacitance mica or ceramic capacitors to suppress high-frequency changes is
25 commonly used. However, when placing decoupling capacitors on an

integrated circuit, the capacitors, as with other circuit elements such as the resistors, must be fabricated from silicon, doped silicon, and deposited metal.

One common method uses the gate capacitance inherent in a metal-oxide-semiconductor (MOS) transistor as the decoupling capacitor. For example, a standard enhancement-mode p-type MOS (PMOS) device, well-known in the art, may be used. In one configuration, the gate electrode is connected to the negative Vss connections and the drain, source, and substrate electrodes are connected to the positive Vcc connections. This configuration, called a “strong inversion” mode, was successfully used in integrated circuits until quite recently. Then, as gate oxide layers became thinner, the leakage current through the gate oxide became substantial. In another configuration, the drain, source, and substrate electrodes are connected to the negative Vss connections and the gate electrode is connected to the positive Vcc connections. This configuration, called a “depletion” mode, avoids the leakage through the gate oxide but has poor capacitance to voltage characteristics.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:

5 Figure 1 is a cross-sectional view of a poly-silicon-gate p-channel metal-oxide-semiconductor (PMOS) transistor.

Figure 2 is a schematic diagram of the PMOS transistor of Figure 1 configured as a strong inversion capacitor.

10 Figure 3 is a schematic diagram of the PMOS transistor of Figure 1 configured as a depletion mode capacitor.

Figure 4 is capacitance-to-voltage chart for the capacitors of Figures 2 and 3.

Figure 5 is a cross-sectional view of a platinum-silicide-gate PMOS transistor, according to one embodiment of the present invention.

15 Figure 6 is a schematic diagram of the PMOS transistor of Figure 5 configured as a weak inversion capacitor, according to one embodiment of the present invention.

Figure 7 is a capacitance-to-voltage chart for the capacitor of Figure 6, according to one embodiment of the present invention.

20 Figure 8 is an enlargement of a portion of the chart of Figure 7, according to one embodiment of the present invention.

DETAILED DESCRIPTION

A method and apparatus for providing a weak inversion mode metal-oxide-semiconductor (MOS) decoupling capacitor is described. In one embodiment, an enhancement-mode p-channel MOS (PMOS) transistor is constructed with a gate material whose work function differs from that commonly used. In one exemplary embodiment, platinum silicate (PtSi) is used. In alternate embodiments, the threshold voltage of the PMOS transistor may be changed by modifying the dopant levels of the substrate. In either embodiment the flat band magnitude of the transistor is shifted by the change in materials used to construct the transistor. When such a transistor is connected with the gate lead connected to the positive supply voltage and the other leads connected to the negative (ground) supply voltage, an improved decoupling capacitor results.

Referring now to Figure 1, a cross-sectional view of a poly-silicon-gate p-channel metal-oxide-semiconductor (PMOS) transistor 100 is shown. An n-type substrate 102 forms the basis of the transistor 100. A source area 104 and a drain area 106 are fabricated by diffusion to form highly-doped p-type (p+) material. A channel area 108 retains the n-type material of the substrate 102. A gate insulator area 112 is formed over the channel area 108. A gate region 110 is deposited over gate insulator area 112. In one common embodiment, gate region 110 is formed from highly-doped p-type (p+) polycrystalline silicon (poly-Si). The transistor 100 is finished with silicon oxide insulator layer 130

being deposited, and then etched, prior to the depositing of the source electrode 120, the gate electrode 122, and the drain electrode 124.

Referring now to Figure 2, a schematic diagram of the PMOS transistor 100 of Figure 1 configured as a strong inversion capacitor 200 is shown. In the Figure 2 embodiment, the gate electrode 208 is connected to the negative power supply line (Vss or ground). The drain electrode 202, the substrate electrode 204, and the source electrode 206 are connected together and to the positive power supply line (Vcc).

The Figure 2 configuration gives good capacitance values for use as a decoupling capacitor. However, as gate insulator area 112 becomes thinner in newer device processes, there may be a significant probability of direct band-to-band tunneling between the gate region 110 and the channel area 108. This would result in significant leakage current. When many of these decoupling capacitors are used on an integrated circuit, the leakage current through them may become significant.

Referring now to Figure 3, a schematic diagram of the PMOS transistor 100 of Figure 1 configured as a depletion mode capacitor 300 is shown. In the Figure 3 embodiment, the gate electrode 308 is connected to the positive power supply line (Vcc). The drain electrode 302, the substrate electrode 304, and the source electrode 306 are connected together and to the negative power supply line (Vss or ground).

The Figure 3 configuration was proposed to mitigate the leakage current discussed above in relation to the Figure 2 strong inversion

capacitor 200. When PMOS transistor 100 is configured as shown in Figure 3, it is in depletion mode, and therefore there is little mobile charge in channel area 108 which could tunnel through gate insulator area 112. Testing has shown the reduction in gate leakage current of depletion mode capacitor 300 is on the order of 10 to 100 times when compared with a strong inversion capacitor 200 of similar size.

Referring now to Figure 4, a capacitance-to-voltage chart for the capacitors of Figures 2 and 3 is shown. The Figure 4 chart shows normalized capacitance (C) on the y-axis. This assigns a base unit of capacitance per unit area to the Figure 2 decoupling capacitor. The x-axis shows voltage (V) where V is measured from the substrate to the gate ($V = V_{\text{substrate}} - V_{\text{gate}}$). Hence, V is a positive quantity for the Figure 2 decoupling capacitor, whereas V is a negative quantity for the Figure 3 decoupling capacitor.

Point 420 on the chart shows the performance of the Figure 2 decoupling capacitor. The capacitance of the strong inversion capacitor 200 is seen to be close to the maximum value of C for any point on the graph. Another way of viewing this is that the rate of change C/V is very low. The capacitance of strong inversion capacitor 200 stays essentially constant over a range of V from about 0.5 volts to above 2 volts. When used with a power supply voltage of 1.3 volts, the capacitance of strong inversion capacitor 200 is essentially constant in the noise range of interest around 1.3 volts.

Point 410 on the chart shows the performance of the Figure 3 decoupling capacitor. The capacitance of the depletion mode capacitor

300 is seen to be somewhat less (about 80%) in comparison to that of strong inversion capacitor 200, when both are used with a power supply voltage of 1.3 volts. A greater source of trouble is that when noise spikes pull down the local power supply voltage below 1.3 volts, the capacitance value goes down steeply.

Both of these potential problems with the depletion mode capacitor 300 may be partially mitigated by making the physical size of depletion mode capacitor 300 about twice the size of a comparable strong inversion capacitor 200. Since the depletion mode capacitor 300 has reduction in gate leakage current on the order of 10 to 100 times when compared to a similarly-sized strong inversion capacitor 200, a depletion mode capacitor 300 with twice the area of a strong inversion capacitor 200 will still have a reduction in gate leakage current on the order of 5 to 50 times. However, doubling the size of the decoupling capacitors may be a less than optimal solution.

Referring now to Figure 5, a cross-sectional view of a platinum-silicide (PtSi) gate PMOS transistor 500 is shown, according to one embodiment of the present invention. An n-type substrate 502 forms the basis of the transistor 500. A source area 504 and a drain area 506 are fabricated by diffusion to form highly-doped p-type (p+) material. A channel area 508 retains the n-type material of the substrate 502. A gate insulator area 512 is formed over the channel area 508. A gate region 510 is deposited over gate insulator area 512. Unlike the PMOS transistor 100 of Figure 1, in one embodiment of PMOS transistor 500 the gate region 510 is formed from highly-doped p-type (p+) platinum-

silicide (PtSi). In alternate embodiment, when decoupling differing supply voltages, gate region 510 may be formed from tantalum nitrate (TaN), iridium (Ir), nickel (Ni), arsenic (As), or other similar materials used either by themselves or as dopants of another material. The

5 PMOS transistor 500 is finished with silicon oxide insulator layer 530 being deposited, and then etched, prior to the depositing of the source electrode 520, the gate electrode 522, and the drain electrode 524.

Referring now to Figure 6, a schematic diagram of the PMOS transistor 500 of Figure 5 configured as a weak inversion capacitor 600 is shown,

10 according to one embodiment of the present invention. In the Figure 6 embodiment, the gate electrode 608 is connected to the positive power supply line (Vcc). The drain electrode 602, the substrate electrode 604, and the source electrode 606 are connected together and to the negative power supply line (Vss or ground). The weak inversion capacitor 600 of

15 Figure 6 differs principally from depletion mode capacitor 300 of Figure 3 in that the threshold voltage V_t of PMOS transistor 500 has been shifted by shifting the flat band of PMOS transistor 500. The expression "flat band" may be defined to mean that region where the work function difference between the gate and the body material that
20 needs to be overcome so that the potential from the gate to the body of the device is flat.

In one embodiment of the present invention, the weak inversion capacitor 600 may be used as a decoupling or bypass capacitor for a power supply line. In alternate embodiments, however, weak inversion

capacitor 600 may also be used to decouple other sources of constant voltage, such as a precision voltage reference.

Referring now to Figure 7, a capacitance-to-voltage chart for the weak inversion capacitor 600 of Figure 6 is shown, according to one
5 embodiment of the present invention. As with the Figure 4 chart, the Figure 7 chart shows normalized capacitance (C) on the y-axis. However, the x-axis shows voltage (V) where the Figure 7 V is measured from the gate to the substrate ($V = V_{\text{gate}} - V_{\text{substrate}}$). For this reason the chart of Figure 7 appears reversed about the y-axis when compared to
10 the chart of figure 4.

Curve 710 duplicates the Figure 4 curve of depletion mode capacitor 300. For a situation where, for example, a power supply voltage Vcc of 0.4 volts is used, a decoupling capacitor such as depletion mode capacitor 300 has certain shortcomings. Curve 710
15 shows a low capacitance value for depletion mode capacitor 300 when at point 712, corresponding to a voltage-lowering noise spike, just when the maximum capacitance would be useful. A higher capacitance value for depletion mode capacitor 300 is obtained at point 714, when at full power supply voltage. Thus the depletion mode capacitor 300 exhibits
20 the poor combination of low capacitance when noise exists and maximum leakage current at steady-state power conditions. It would be better to have a greater value of capacitance at 0.4 volts which would then increase, not decrease, with noise voltage.

In one embodiment of the present invention, the curve 710 is
25 shifted to the right as shown by arrow 722 to form curve 720. This shift

may occur in response to changing the flat band magnitude from about 1.5 volts (point 716 on curve 710) to about 1.98 volts (point 762 on curve 720). Here the term "flat band magnitude" may have the definition of the size of the work function difference between the gate and the body material that needs to be overcome so that the potential from the gate to the body of the device is flat.

Curve 720 may represent the capacitance-to-voltage characteristics of a weak inversion capacitor 600. At the nominal supply voltage V_{cc} of 0.4 volts, at point 750, the capacitance value is low, but so is the leakage current value. At a point 760 corresponding to a voltage-lowering noise spike, the value of the capacitance shown in curve 720 is increasing rapidly with the size of the noise spike. By shifting the location of the flat band by about 0.48 volts, the curve 710 is shifted by about 0.48 volts to the right to form curve 720. This places the weak inversion portion of curve 720 within the range of interest 740 of a V_{cc} of 0.4 volts with 0.1 volts noise amplitude. At the nominal V_{cc} voltage of 0.4 volts, at point 750 on curve 720, a much larger value of capacitance C is observed. At a point 760 on curve 720, corresponding to a 0.1 volt noise spike, the value of capacitance C increases over that at point 750.

In one embodiment of the present invention, the shifting of the location of the flat band by about 0.48 volts may be accomplished by the use of the PMOS transistor 500 of Figure 5. In order to move the flat band magnitude from about 1.5 volts to about 1.98 volts, a change of about 0.48 volts, one embodiment changes the threshold voltage V_t

by changing the work function of the material comprising the gate area 510. The p+ poly-silicon gate area 110, which has a work function of approximately - 0.56 volts, is replaced by a p+ platinum-silicide gate area 510, which has a work function of approximately - 1.04 volts.

5 In alternate embodiments, other gate materials such as tantalum nitrate (TaN), iridium (Ir), nickel (Ni), or arsenic (As) may be used to obtain different flat band voltages, depending upon the magnitude of the voltage to be decoupled. These materials may be used by themselves or as dopants in silicon, poly-silicon, or other materials. In
10 further embodiments, the flat band magnitude may be changed by changing the dopant levels of substrate 502 and channel area 508. Finally, in alternate embodiments when Vcc differs from 0.4 volts, a corresponding shift in flat band magnitude may be obtained by replacing the gate area 510 material or by changing the dopant levels in
15 the substrate 502 and channel area 508.

Referring now to Figure 8, an enlargement of a portion 740 of the chart of Figure 7 is shown, according to one embodiment of the present invention. Curve 802 is a segment of curve 720 of Figure 7, and curve 804 is a segment of curve 710 of Figure 7. At point X 820 on curve 802,
20 the value of V is that of the nominal Vcc, 0.4 volts. The initial capacitance of the weak inversion capacitor 600, at point X 820, is about 40% of that of a similar strong inversion capacitor 200. Therefore the area of weak inversion capacitor 600 would be increased by a factor of about 2.5 for equal capacitance of a strong inversion capacitor 200.

25 The weak inversion capacitor 600 has a reduction in leakage of about 5

to 10 times when compared with the strong inversion capacitor 200,
and, moreover, the leakage increases with inversion density in channel
area 508. In practice this means that the leakage and the capacitance
increases under conditions of noise (point Y 810), where the additional
5 leakage is acceptable in exchange for the increased capacitance. The
leakage is minimized at the steady state value of V_{cc} at point X 820.

In the foregoing specification, the invention has been described
with reference to specific exemplary embodiments thereof. It will,
however, be evident that various modifications and changes may be
10 made thereto without departing from the broader spirit and scope of the
invention as set forth in the appended claims. The specification and
drawings are, accordingly, to be regarded in an illustrative rather than a
restrictive sense.

1 6. The apparatus of claim 1, wherein said metal-oxide-
2 semiconductor transistor is a p-channel device.

1 7. The apparatus of claim 1, wherein said metal-oxide-
2 transistor is an n-channel device.

1 8. A method, comprising:
2 shifting a flat band magnitude in a metal-oxide-semiconductor
3 transistor;
4 coupling a gate electrode of said metal-oxide-semiconductor
5 transistor to a positive voltage source; and
6 coupling a source electrode, a drain electrode, and a substrate
7 electrode of said metal-oxide-semiconductor
8 transistor to a negative voltage source.

1 9. The method of claim 8, wherein said shifting includes
2 utilizing a gate area with a material whose work function is less than
3 – 0.56 volts.

1 10. The method of claim 9, wherein said material is platinum
2 silicate.

1 11. The method of claim 9, wherein said material is selected
2 from the group consisting of tantalum nitrate, iridium, nickel, and
3 arsenic.

1 12. The method of claim 8, wherein said shifting includes
2 utilizing a substrate which is heavily-doped.

1 13. The method of claim 8, wherein said metal-oxide-
2 semiconductor transistor is a p-channel device.

1 14. The method of claim 8, wherein said metal-oxide-
2 semiconductor transistor is an n-channel device.

1 15. An apparatus, comprising:
2 means for shifting a flat band magnitude in a metal-oxide-
3 semiconductor transistor;
4 means for coupling a gate electrode of said metal-oxide-
5 semiconductor transistor to a positive voltage source;
6 and
7 means for coupling a source electrode, a drain electrode, and a
8 substrate electrode of said metal-oxide-
9 semiconductor transistor to a negative voltage
10 source.

1 16. The apparatus of claim 15, wherein said means for shifting
2 includes a gate area with a material whose work function is less than
3 – 0.56 volts.

1 17. The apparatus of claim 16, wherein said material is
2 platinum silicate.

1 18. The apparatus of claim 16, wherein said material is
2 selected from the group consisting of tantalum nitrate, iridium, nickel,
3 and arsenic.

1 19. The apparatus of claim 15, wherein said means for shifting
2 includes a substrate which is heavily-doped.

ABSTRACT OF THE DISCLOSURE

A method and apparatus for providing a weak inversion mode metal-oxide-semiconductor (MOS) decoupling capacitor is described. In one embodiment, an enhancement-mode p-channel MOS (PMOS) transistor is constructed with a gate material whose work function differs from that commonly used. In one exemplary embodiment, platinum silicate (PtSi) is used. In alternate embodiments, the threshold voltage of the PMOS transistor may be changed by modifying the dopant levels of the substrate. In either embodiment the flat band magnitude of the transistor is shifted by the change in materials used to construct the transistor. When such a transistor is connected with the gate lead connected to the positive supply voltage and the other leads connected to the negative (ground) supply voltage, an improved decoupling capacitor results.

FIG. 1



200 →




FIG. 2

300 →




FIG. 3





FIG. 4

500 ↗



5/5/5



000000-869696

600 ↘




FIG. 6




FIG. 7



00000-00000




FIG. 8

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below:

| | |
|-----------------------------|----------------------|
| _____ Application Number | _____ Filing Date |
| _____ Application Number | _____ Filing Date |


I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, Section 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

| | | |
|-----------------------------|----------------------|--|
| _____ Application Number | _____ Filing Date | _____ Status -- patented, pending, abandoned |
| _____ Application Number | _____ Filing Date | _____ Status -- patented, pending, abandoned |

I hereby appoint the persons listed on Appendix A hereto (which is incorporated by reference and a part of this document) as my respective patent attorneys and patent agents, with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

Send correspondence to Dennis A. Nicholls, BLAKELY, SOKOLOFF, TAYLOR &
(Name of Attorney or Agent)
ZAFMAN LLP, 12400 Wilshire Boulevard 7th Floor, Los Angeles, California 90025 and direct
telephone calls to Dennis A. Nicholls, (408) 720-8300.
(Name of Attorney or Agent)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole/First Inventor Rajendran Nair
Inventor's Signature  Date September 14, 2000
Residence Hillsboro, Oregon Citizenship India
(City, State) (Country)

Post Office Address 19000 NW Evergreen Parkway #258
Hillsboro, Oregon 97124

Full Name of Second/Joint Inventor Siva G. Narendra

Inventor's Signature 

Date Sep 14, 2000

Residence Beaverton, Oregon

(City, State)

Citizenship


India

(Country)

Post Office Address 365 NW Island Circle B1

Beaverton, Oregon 97006

Full Name of Third/Joint Inventor Tanay Karnik

Inventor's Signature 

Date Sep 14, 2000

Residence Portland, Oregon

(City, State)

Citizenship

India

(Country)

Post Office Address 3574 NW Blackcomb Drive

Portland, Oregon 97229

Full Name of Fourth/Joint Inventor Vivek K. De

Inventor's Signature 

Date Sep 26, 2000

Residence Beaverton, Oregon

(City, State)

Citizenship

India

(Country)

Post Office Address 9785 SW 151st Avenue

Beaverton, Oregon 97007

APPENDIX A

William E. Alford, Reg. No. 37,764; Farzad E. Amini, Reg. No. P42,261; Aloysius T. C. AuYeung, Reg. No. 35,432; William Thomas Babbitt, Reg. No. 39,591; Carol F. Barry, Reg. No. 41,600; Jordan Michael Becker, Reg. No. 39,602; Bradley J. Berezna, Reg. No. 33,474; Michael A. Bernadieu, Reg. No. 35,934; Roger W. Blakely, Jr., Reg. No. 25,831; Gregory D. Caldwell, Reg. No. 39,926; Ronald C. Card, Reg. No. 44,587; Andrew C. Chen, Reg. No. 43,544; Thomas M. Coester, Reg. No. 39,637; Alin Corie, Reg. No. P46,244; Dennis M. deGuzman, Reg. No. 41,702; Stephen M. De Klerk, under 37 C.F.R. § 10.9(b); Michael Anthony DeSanctis, Reg. No. 39,957; Daniel M. De Vos, Reg. No. 37,813; Robert Andrew Diehl, Reg. No. 40,992; Sanjeet Dutta, Reg. No. P46,145; Matthew C. Fagan, Reg. No. 37,542; Tarek N. Fahmi, Reg. No. 41,402; Paramita Ghosh, Reg. No. 42,806; James Y. Go, Reg. No. 40,621; James A. Henry, Reg. No. 41,064; Willmore F. Holbrow III, Reg. No. P41,845; Sheryl Sue Holloway, Reg. No. 37,850; George W. Hoover II, Reg. No. 32,992; Eric S. Hyman, Reg. No. 30,139; William W. Kidd, Reg. No. 31,772; Sang Hui Kim, Reg. No. 40,450; Eric T. King, Reg. No. 44,188; Erica W. Kuo, Reg. No. 42,775; Kurt P. Leyendecker, Reg. No. 42,799; Michael J. Mallie, Reg. No. 36,591; Andre L. Marais, under 37 C.F.R. § 10.9(b); Paul A. Mendonsa, Reg. No. 42,879; Darren J. Milliken, Reg. No. 42,004; Lisa A. Norris, Reg. No. 44,976; Chun M. Ng, Reg. No. 36,878; Thien T. Nguyen, Reg. No. 43,835; Thinh V. Nguyen, Reg. No. 42,034; Dennis A. Nicholls, Reg. No. 42,036; Daniel E. Ovanezian, Reg. No. 41,236; Marina Portnova, Reg. No. P45,750; Babak Redjaian, Reg. No. 42,096; William F. Ryann, Reg. No. 44,313; James H. Salter, Reg. No. 35,668; William W. Schaal, Reg. No. 39,018; James C. Scheller, Reg. No. 31,195; Jeffrey Sam Smith, Reg. No. 39,377; Maria McCormack Sobrino, Reg. No. 31,639; Stanley W. Sokoloff, Reg. No. 25,128; Judith A. Szepesi, Reg. No. 39,393; Vincent P. Tassinari, Reg. No. 42,179; Edwin H. Taylor, Reg. No. 25,129; John F. Travis, Reg. No. 43,203; George G. C. Tseng, Reg. No. 41,355; Joseph A. Twarowski, Reg. No. 42,191; Lester J. Vincent, Reg. No. 31,460; Glenn E. Von Tersch, Reg. No. 41,364; John Patrick Ward, Reg. No. 40,216; Mark L. Watson, Reg. No. P46,322; Thomas C. Webster, Reg. No. P46,154; Charles T. J. Weigell, Reg. No. 43,398; Kirk D. Williams, Reg. No. 42,229; James M. Wu, Reg. No. 45,241; Steven D. Yates, Reg. No. 42,242; and Norman Zafman, Reg. No. 26,250; my patent attorneys, and Justin M. Dillon, Reg. No. 42,486; my patent agent, of BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP, with offices located at 12400 Wilshire Boulevard, 7th Floor, Los Angeles, California 90025, telephone (310) 207-3800, and Alan K. Aldous, Reg. No. 31,905; Robert D. Anderson, Reg. No. 33,826; Joseph R. Bond, Reg. No. 36,458; Richard C. Calderwood, Reg. No. 35,468; Jeffrey S. Draeger, Reg. No. 41,000; Cynthia Thomas Faatz, Reg. No. 39,973; Sean Fitzgerald, Reg. No. 32,027; John N. Greaves, Reg. No. 40,362; Seth Z. Kalson, Reg. No. 40,670; David J. Kaplan, Reg. No. 41,105; Charles A. Mirho, Reg. No. 41,199; Leo V. Novakoski, Reg. No. 37,198; Naomi Obinata, Reg. No. 39,320; Thomas C. Reynolds, Reg. No. 32,488; Kenneth M. Seddon, Reg. No. 43,105; Mark Seeley, Reg. No. 32,299; Steven P. Skabrat, Reg. No. 36,279; Howard A. Skaist, Reg. No. 36,008; Steven C. Stewart, Reg. No. 33,555; Raymond J. Werner, Reg. No. 34,752; Robert G. Winkle, Reg. No. 37,474; and Charles K. Young, Reg. No. 39,435; my patent attorneys, and Thomas Raleigh Lane, Reg. No. 42,781; Calvin E. Wells; Reg. No. P43,256; Peter Lam, Reg. No. 44,855; and Gene I. Su, Reg. No. 45,140; my patent agents, of INTEL CORPORATION; and James R. Thein, Reg. No. 31,710, my patent attorney; with full power of substitution and revocation, to prosecute this application and to transact all business in the Patent and Trademark Office connected herewith.

APPENDIX B

Title 37, Code of Federal Regulations, Section 1.56 Duty to Disclose Information Material to Patentability

(a) A patent by its very nature is affected with a public interest. The public interest is best served, and the most effective patent examination occurs when, at the time an application is being examined, the Office is aware of and evaluates the teachings of all information material to patentability. Each individual associated with the filing and prosecution of a patent application has a duty of candor and good faith in dealing with the Office, which includes a duty to disclose to the Office all information known to that individual to be material to patentability as defined in this section. The duty to disclosure information exists with respect to each pending claim until the claim is cancelled or withdrawn from consideration, or the application becomes abandoned. Information material to the patentability of a claim that is cancelled or withdrawn from consideration need not be submitted if the information is not material to the patentability of any claim remaining under consideration in the application. There is no duty to submit information which is not material to the patentability of any existing claim. The duty to disclose all information known to be material to patentability is deemed to be satisfied if all information known to be material to patentability of any claim issued in a patent was cited by the Office or submitted to the Office in the manner prescribed by §§1.97(b)-(d) and 1.98. However, no patent will be granted on an application in connection with which fraud on the Office was practiced or attempted or the duty of disclosure was violated through bad faith or intentional misconduct. The Office encourages applicants to carefully examine:

- (1) Prior art cited in search reports of a foreign patent office in a counterpart application, and
- (2) The closest information over which individuals associated with the filing or prosecution of a patent application believe any pending claim patentably defines, to make sure that any material information contained therein is disclosed to the Office.

(b) Under this section, information is material to patentability when it is not cumulative to information already of record or being made of record in the application, and

- (1) It establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
- (2) It refutes, or is inconsistent with, a position the applicant takes in:
 - (i) Opposing an argument of unpatentability relied on by the Office, or
 - (ii) Asserting an argument of patentability.

A prima facie case of unpatentability is established when the information compels a conclusion that a claim is unpatentable under the preponderance of evidence, burden-of-proof standard, giving each term in the claim its broadest reasonable construction consistent with the specification, and before any consideration is given to evidence which may be submitted in an attempt to establish a contrary conclusion of patentability.

(c) Individuals associated with the filing or prosecution of a patent application within the meaning of this section are:

- (1) Each inventor named in the application;
- (2) Each attorney or agent who prepares or prosecutes the application; and
- (3) Every other person who is substantively involved in the preparation or prosecution of the application and who is associated with the inventor, with the assignee or with anyone to whom there is an obligation to assign the application.

(d) Individuals other than the attorney, agent or inventor may comply with this section by disclosing information to the attorney, agent, or inventor.